Abstract-This paper introduces the quad-active-bridge (QAB) ac-dc converter, which provides isolation and bidirectional power flow in a single-stage topology. While matrix-based topologies commonly use bipolar voltage switches, the proposed solution allows the use of unipolar voltage switches. Compared to a six-switch inverter, the average voltage stress is reduced by a factor of 2. A modulation scheme is derived for this converter, which is analytically optimized toward minimum conduction losses to improve the conversion efficiency. The modulation scheme consists of closedform algebraic solutions such that no lookup tables are required for implementation. Considerations for the converter design and the main component selection procedures are given. The proposed topology and modulation strategy is implemented in a 20-kW prototype. Measurements are conducted and show that the methods operate as expected. Experimental results show that the load step is stable, the power factor is close to unity, and the phase current total harmonic distortion is less than 5%. Finally, it is shown that the circulating current can be controlled independent of the output power. The methods and tools provided can be used for the design and analysis of ac-dc power converters based on the QAB topology.
Quad-Active-Bridge Single-Stage Bidirectional Three-Phase AC-DC Converter With Isolation:
Introduction and Optimized Modulation I. INTRODUCTION H IGH-PERFORMANCE ac-dc power converters are required in a broad range of applications. For example in electric car battery chargers, solar and wind turbine inverters, and high-voltage dc grids. Various topologies exist for these applications [1] - [7] . In some cases, such as, in a battery charger for an electric car, the power can even flow in both directions: charging using solar energy during daytime and powering the household during the night, when the solar panels are inactive. To ensure safety and low leakage currents, galvanic isolation between energy sources is commonly desired, but is often not implemented due to the additional cost and complexity. C. G. E. Wijnands is with Prodrive Technologies, 5692EM Son, The Netherlands, and also with the Department of Electrical Engineering, Eindhoven University of Technology, 5612AZ Eindhoven, The Netherlands (e-mail: c.g.e. wijnands@tue.nl).
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The quad-active-bridge (QAB) converter for three-phase ac-dc conversion allows bidirectional power flow and galvanic isolation [8] . No intermediate high-voltage bus is used, and no bipolar voltage switches are required. Furthermore, the average voltage stress is a factor of 2 lower when compared to a regular six-switch inverter. This makes the converter highly competitive for applications where high-power, compact, and low-cost solutions are desired. While the existing phase-shift modulation scheme does result in soft-switching operation, the circulating currents can be high and significantly limit the conversion efficiency.
This paper describes the power-balance control (PBC) method for the QAB topology. This method employs an algebraically optimized modulation scheme to minimize the circulating current. Moreover, it is made possible to scale the circulating current independent from the AB output currents to, for instance, actively control the thermal stress of active and passive components.
A. Outline
This paper focuses on introducing the QAB ac-dc converter topology, proposes a modulation strategy, and contains experimental verification. The paper is structured as follows. First, the topology is introduced and the neutral-voltage lift (NVL) concept is described. Then, the modeling technique and the modulation strategy are discussed, followed by the simulation and measurement results. Finally, the conclusions are presented.
II. INTRODUCING THE QAB TOPOLOGY
The proposed QAB topology is shown in Fig. 1 . The full bridges on the mains side are connected to the primary side of transformers T R , T S , and T T . The secondary terminals of the transformers are series connected. The voltages are, therefore, summed on the secondary side. An inductor L σ is used to determine the maximum power flow and the amount of circulating current, similar to the situation in a dual-active-bridge topology [9] - [17] . In this analysis, the transformers are assumed to have 1:1 winding ratio. As can be seen, a capacitor C NVL is added to the neutral line. The function of this capacitor is to create an offset voltage in the neutral line, hence the name: NVL capacitor.
Due to the fact that in a balanced three-phase system, i CM (t) = 0, the current through capacitor C NVL is zero as well, and its voltage remains constant. This voltage v NVL (t) can, therefore, be controlled by the common-mode current through all three phases, defined by
By ensuring that v NVL (t) > − min(v nN (t)) with n ∈ [R, S, T ] always holds, the voltages across all switching legs are positive, as shown in- Fig. 2 . That is to say
where ω mains is the mains grid frequency. The voltage offset v NVL (t) allows the direct connection between the half-bridge modules and the mains. Due to this superposition, the average voltage stress of all ac-side switches equals V NVL . On the other hand, in a two-stage topology such as a six-switch inverter followed by a dc-dc converter [5] , [18] , the average voltage stress of the semiconductors exposed to the dc-link is twice as high. This means that in the proposed QAB converter, the single-event burnout sensitivity is reduced, and thereby, lifetime is increased [19] - [22] . Moreover, when compared to converters using bidirectional switches, such as [1] , the number of semiconductors is reduced by a factor of 2, reducing the conduction losses and converter cost. It must also be noted that, when one of the semiconductor switches in a certain AB fails, the remaining ABs can continue to operate normally. The proposed control block diagram for this converter is shown in Fig. 3 . The ac current references are generated locally using a phase-locked loop (PLL), which ensures grid synchronization and unity power factor operation. The amplitude of these currents, and thereby the output power, is determined by i mains,ref .
To stabilize the neutral-lift capacitor voltage, a common-mode current i CM,ref is subtracted from the mains phase current references by compensator Γ NVL . The resulting references are fed to the current controller, which consists of a unity feedforward and a feedback compensator Γ i . The output of the current controller is fed to the system decoupler, which decouples control parameters using the converter model and linearizes the system response. The output of the system decoupler is fed to the PWM generator, which delivers the gate signals. The contents of the various blocks are described in the following sections.
A. Neutral-Voltage Lift
To implement NVL, some points require attention, which are the power-up sequence and in-rush current limiting of the converter, as well as the control of v NVL . When the converter is powered ON, a precharge period is required in order to charge the capacitor C NVL and to prevent high in-rush currents. The precharging is achieved by temporarily placing a (PTC) resistor in series with the mains connections, as shown in Fig. 4 . As can be seen, the capacitor is then charged via the semiconductor body diodes and these resistors. After the capacitor voltage has reached a sufficiently high value, the precharge resistors are bypassed by relays that are connected in parallel to these resistors. Then, the NVL voltage control loop is activated in order to further charge the capacitor to its desired value. This process is shown in Fig. 5 . Here, t 1 indicates the moment where the converter is connected to the mains grid, t 2 indicates the moment where the voltage approaches the mains peak voltagê v nN , and the bypass relays are closed. Then, the control loops are activated to further charge the capacitor toward the desired voltage v NVL,ref . Finally, t 3 indicates the moment where the converter starts operating normally. From this point onwards, the common-mode current becomes negligible because the capacitor voltage is not changing anymore; hence
The value of the capacitor C NVL is dependent on two things. First, it must be selected such that the control loop is able to stabilize its voltage and can provide sufficient disturbance rejection. Second, the magnitude of the disturbances that are present in the capacitor current, is dependent on the disturbance rejection of the converter phase current controllers. An estimation of the capacitor value can be done as follows. By knowing the disturbance rejection S i (s) of the converter current control loop at the mains frequency ω mains and the RMS phase current I n , an estimation of the disturbance current I CM,d can be made by
Then, by defining a desired voltage swing on the capacitor V NVL,d and a given disturbance rejection S NVL (s) of the capacitor voltage control loop, the capacitor value can be found by 
III. CONVERTER FOURIER SERIES MODEL
This section introduces a modeling method for the QAB converter. For this purpose, a voltage-source model is derived as follows. The ABs are all reflected to the primary side, and the secondary sides of all transformers are connected in series. The resulting schematic is shown in Fig. 6 . It must be noted that reflecting a source from the secondary side to the primary side equals reversing its polarity. In the following, the parameter i indicates the number of ABs, dictated by the QAB converter topology to be equal to i = 4. The parameters n and m refer to an arbitrary AB in the topology; therefore, n, m ∈ [R, S, T, dc].
In this model, each AB generates a voltage u n across a transformer T n . The transformer primary-side voltage equals the secondary-side voltage because all transformers are assumed to be ideal, which means there is no magnetizing inductance and no leakage inductance, and the winding ratio is 1:1. A separate inductor L σ is added that represents the combined leakage inductance of all transformers as follows: The AB corresponding to each transformer T n is labeled n. Finally, all transformer voltages u n can be represented by voltage waveforms produced by voltage sources, as shown in Fig. 6 . The block-shaped waveforms u n produced by the ABs have an amplitude, a duty cycle, a period time, and a phase shift, as shown in Fig. 7(a) . There, the gate signals of switches S nx are indicated by black bars.
As suggested in the figure, it holds that
where u n (t) is the voltage across the secondary side of transformer T n , and secondary side, and v n is the supply of the AB n and thereby defines the amplitude of the voltage over the transformer u n (t). The waveforms are transformed to Fourier series, which are subsequently used to derive the current through the inductor L σ in the circuit. Finally, the output powers of each AB can be found by using the Fourier series of the current and voltages, resulting in an analytical converter model. It is assumed that the switching frequency of the ABs, ω sw , is much higher than the frequencies present in the supply voltage of the AB, v n (t), such that it may be assumed that
with
Variables that use the above assumption are indicated by the symbol.
In view of the quantities in Fig. 7 (a), the following arrays of variables are defined:
where u (t) contains the set of block-shaped voltages u n (t) at the secondary side of the high-frequency transformers. The set of active-bridge bus voltages is combined in v . The set of phase shifts between the full-bridge switching legs is represented by Φ, and d is the set of duty cycles for u n (t). Then, the function u (t) can be written in the orthogonal Fourier series representation
and
. The current contribution through L σ of source voltage v n (t) is equal to the integral of the sum of the inductor voltage divided by the reactance of the inductor, being
Hence, the total inductor current is equal to the superposition of all currents and, therefore, found to be
with the Fourier coefficients
To obtain a relatively simple expression that can be used for optimization purposes, only the first harmonic is used (k max = 1). By doing this, the coefficients become
with U = 2v /π. This is an approximation, similarly to [11] , [12] . Now, by defining
the power of source n when using only the first harmonic is found by
and the current through L σ is found by
The AB input current can be found by
Using the method as presented in [23] , the soft-switching boundaries can be determined as well. This is not covered in this paper.
IV. POWER-BALANCE CONTROL
The PBC method is proposed for the QAB converter. The PBC uses Newton optimization in order to minimize the circulating current. Moreover, it is possible to scale the circulating current independent from the AB output currents to actively control the thermal stress of active and passive components.
When assuming ideal efficiency, the sum of the powers of ABs delivering power (P pos ) is equal to the sum of the powers of ABs receiving power (P neg ), as described by
P n,set : P n,set < 0
P pos,set = P neg,set .
This is similar to an i = 2 situation, where all positive power is processed by only one source U pos = v pos X pos , as well as the negative power is processed by another source U neg = v neg X neg . The following, therefore, assumes a two-source problem. Furthermore, the model is extended to distribute the power across all ABs of the QAB converter. The RMS value of the current through the leakage inductance L σ determines the resistive losses in the converter. To minimize the RMS current through the inductor, the following optimization problem should be solved:
with P n being the active power of AB n, resulting from the firstharmonic approximation (k max = 1) given by (18) . P n,set is the set point of the active power of AB n. Here, the optimization algorithm selects the duty cycles d n and phase shifts φ n to have the desired output power with the minimum amount of (RMS) current through the converter. It is assumed that the first harmonic is dominant in causing circulating currents. The cost function W is simplified by minimizing
which yields the same Φ and as minimizing d because the parameters ω sw and L σ are both kept constant in the optimization procedure. By substitution of (19) into (26), the cost function W is found to be
(27) While the minimization of W results in the lowest circulating currents, it does not guarantee the output power equals the power set point. This is, however, a constraint which needs to be met. Therefore
to ensure all outputs have the desired power. Equation (28) is valid when |φ m − φ n | π/2, such that sin(φ m − φ n ) ≈ φ m − φ n ∀ n, m, where {n, m ∈ N|n ≤ i, m ≤ i} holds, as this linearization is used to calculate the phase shifts. It can be shown that a strong approximation of the criterion in (28) can be accomplished when
where α is a parameter introduced to fix the maximum crossdifference between the phase shifts, to provide a tradeoff between model accuracy (linearization error) and the amount of circulating current. The parameter should be in the linear range of the model, bounded to 0 < α < π 2 . Note that, when (29) is met, the desired output powers are guaranteed to be within the linearization errors, and the error becomes smaller when α is smaller.
Using the method of Lagrange multipliers [24] , the constraint (29) is taken into account together with the cost function (27) as follows:
Now, the optimum is found when for each parameter (X n , φ n ), the derivatives of H are equal to zero. First, the cost function (27) can be simplified by using the approximation
which is valid because cos(φ pos − φ neg ) → 0 as the phase shift is selected to be large to optimize efficiency, as described in the next paragraph. Newton's method is used to find the optimum for i = 2, where each term of the Jacobian of H is set to zero. The solution is obtained from
(34) After substitution of φ n from (18) (similar to phase-shift control from [12] ) and assuming φ 1 = 0 yields the following optimization assignment:
By power conservation, it holds that P 2 = −P 1 , such that this equation can be rewritten into
This optimization is carried out by equating the Jacobian of H to zero, which is equal to 
Solving J = 0 for U pos and U neg with α = π/2 results in
with P pos,set the sum of the power set points of all positive sources, and v pos X pos the sum of all phasor lengths of all positive sources. Furthermore, because it holds that P pos,set = P neg,set , the phasor lengths are equal, being
with α = π/2. Then, calculating the elements of d and Φ using (17) and (18) and substitution with α = π/2, assuming P pos = −P neg ≥ 0 yields, with some manipulations,
which meets the constraint (φ pos − φ neg ) 2 = α 2 . It must be noted that U pos = U neg because the corresponding powers are equal, and so, from (39), the maximum output power is achieved when max (X pos , X neg ) = 1.
The two-AB solution is based on a linearized model, which is valid as long as sin(φ pos − φ neg ) ≈ φ pos − φ neg . This solution can be improved significantly when a description is used which has a broader validity range, as shown in this section. Also, the model is adapted such that it can be applied to the QAB converter. Furthermore, control over I σ is implemented, which allows us to manipulate the losses without changing the output powers of the ABs. As shown graphically in Fig. 8 , for a given P pos,set , the following parameters can be defined: To distribute the power across all i sources proportional to the set points, the total phasor lengths v pos X pos and v neg X neg are distributed as follows:
In order to increase the magnitudes of U 
where β is the scaling factor. The maximum is achieved when one of the duty cycles reaches its limit, at max (X • ) = 1. The maximum gain is then equal to
For fixed power P pos,set , it holds that
Thus, the value of α • is found by
With α = π/2, it results that, to achieve the minimum voltage across the inductor 
Using (39), it is found that
The converter 
The lowest current is achieved when γ = 1, because in that case, the voltage over the inductor is the lowest. Then, by (48) and because α = π/2, we obtain
The phase shifts for all sources are then defined by
where φ pos the phase shift assigned to sources processing positive power and φ neg assigned to sources processing negative power. Consequently, the phase shifts of the ABs are found by
Moreover, by combining (17) and (46), it can be seen that the duty cycle then equals
The analysis is based on a first-harmonic approximation. This results in inaccuracies in the analysis, especially when higher harmonics start to play a dominant role in the waveforms that are produced. These higher harmonics become dominant when the maximum gain β max becomes large, for instance, when little current is required by a certain AB, while its bus voltage v is large. The algorithm will then select a too high duty cycle, which causes unnecessary currents. To alleviate this issue, the maximum gain can be limited by
By empirical evaluation of the circulating current in a large range of scenarios, it is found that β max,limit = 2.7 will typically result in minimum circulating current over the full load range. Therefore, this value is used in the evaluation in this paper.
V. COMPONENT DIMENSIONING
Designing the QAB converter involves selecting the ratings and values of its components. The most important parameters to assist the selection procedure for the main circuit components are given in the following.
The voltage v NVL can be said to equal
such that sufficient voltage margin is present even when small disturbances occur in the mains grid. Moreover, the value of the capacitor C NVL is found using (3). The value of the inductance L σ is determined by (39) such that
This value is the upper limit, and it should be taken into account that the first-harmonic approximation has inaccuracies, and that a safety margin must be taken into account if the converter will be operated at the currents that are used in the above calculation. Generally, it will be sufficient to take 25% power reserve into account to compensate these two issues, which means that L σ must be reduced by the same amount. The peak current of this inductor can then be estimated by using (19) . The maximum current is reached for a phase shift of π2. Then, by using (39), the inductor voltage is found to be
given that n ∈ [R, S, T ], resulting in
Moreover, the RMS current is equal to
The current i σ flows through all semiconductors and magnetic components, due to the fact that all these components are connected in series. This current, therefore, also defines the current rating of these parts. The peak voltages of the semiconductors on the mains side and dc side are equal tô
The average semiconductor voltage, on the other hand, is defined by
The switching frequency ω sw must be established to the find results of the above equations. Because many a thing determine its optimal value, one can do an optimization, which uses, for instance, the resulting converter losses and cost. This optimization procedure is, however, not described in this paper.
The analysis that is carried out assumes that the transformers are ideal and have a 1:1 winding ratio. This means, however, that the output voltage must be in a certain range for the converter to perform properly. If a higher or lower output voltage is desired, the winding ratios of the transformers should be changed. To add the transformer winding ratio, n ratio , the values for analysis are found according to
where u dc,s , v dc,s , i dc,s , and L σ,s are the secondary-side values. The transformer winding ratio can be used to minimize circulating currents in a three-phase application. To achieve maximum utilization of the available voltage, hence minimize the current required to transfer a certain power, unity duty cycle must be obtained, and it follows from (45) that therefore:
where 
which, in the case that one of the three mains phase voltages are maximum and by using (64), equals
such that, when using power conservation according to
it follows that:
This ratio is the number of turns on the secondary side divided by the number of turns on the primary side of each transformer. Remark that, in practical applications, and in the analysis that is used, the inductor L σ is located on the secondary side. Hence, when n ratio = 1, L σ,s must be used. Moreover, in this case, i σ,s defines the current through the secondary-side transformer windings, inductors, and switches.
Transformers have a magnetizing inductance L mag , which causes reactive current to flow through the ABs. In some situations, this current can help to increase the range in which zero-voltage switching operation is achieved. This aspect, however, is not included in this analysis.
To comply with electromagnetic compatibility regulations and standards, common-mode and differential-mode filters should be added. These filters must be designed such that the discontinuous input currents of the ABs are filtered sufficiently. To analyze the input current waveforms and frequency content, the provided modeling technique can be used. The filter design procedure itself is not included in this paper.
VI. RESULTS
Measurement and simulation parameters are specified in Table I. Simulations have been carried out using MATLAB and the Plexim PLECS toolbox to verify the converter operation and the proposed control method. Moreover, to verify the converter operation, measurements were carried out on a 20-kW QAB converter prototype with SiC MOSFET modules. For the measurements, a setup is used, which consists of a power analyzer, two sources, and a controlling computer, as shown in Fig. 9 . The dc-side power source comprises a load resistor and a dc power supply, such that both current sourcing and current sinking on the dc side is possible. The ac-side power source consists of three four-quadrant power amplifiers which are combined to form a three-phase ac source. Amidst the sources and the QAB converter, prototype is a power analyzer to measure the performance of the converter. Table II shows a summary of all equipment that is used. A photo of the setup is shown in Fig. 10 .
Firstly, the initialization of the NVL is verified and shown in Fig. 11 . As can be seen, it precharges via the body diodes and series resistors. Then, when the gate drivers and the control loop are initialized, the voltage is lifted further, up to the working voltage. This procedure is according to Fig. 5 .
Next, waveforms of the ac-and dc-side were measured at 10 kW in rectifier mode. These are shown in Fig. 12 . Some distortions are present near the peaks of the current. These irregularities worsen significantly if the dead time is increased from 400 to 800 ns. A load step is measured from −5 to +5 kW, which is shown in Fig. 13 . The behavior is as expected.
Then, at over 14 kW, which is the maximum output power of the ac source, detailed information of the input and output is given in Table III . As can be seen, the power factor is high, and the current waveforms have a relatively low total harmonic distortion (THD). The power factor has been measured in both inverter and rectifier mode, which is shown in Fig. 14 . It is demonstrated that its value is higher than 0.98 from 10% output power onwards.
Then, the parameter γ was varied while measuring the RMS current i σ , as shown in Fig. 15 . This is done for a range of input powers and compared with simulation results. As can be seen, the current can be varied while maintaining the same output power. The significant difference that appears to be present between simulation and measurements results for lower values of γ might be caused by resistive losses, semiconductor dead time effects, or errors in matching the actual magnetics with the models, for instance. For γ close to 1, the predictions are correct, and the trend of the response is correct as well. The mismatch does not cause any other unexpected behavior, and it is, therefore, anticipated that it does not preclude thermal stress control to be used effectively.
Finally, some measurements are taken to show the transformer voltages u n with n ∈ [R, S, T, dc] in both the rectifier mode and the inverter mode, as shown in Figs. 16 and 17 , respectively. Here, it can be clearly seen that each transformer is modulated according to its own set point, and that the reactive currents are low, as governed by the PBC method. Moreover, it can be seen that almost no ringing and other parasitic effects are present. 
VII. CONCLUSION
In this paper, a fundamentally new method for ac-dc conversion has been analyzed and a modulation strategy is proposed. The method comprises two essential parts, namely an NVL capacitor (C NVL ) and a QAB topology. Galvanic isolation is provided, making the converter suitable for battery chargers, medical equipment, noninterruptible power supplies, lithography machines, and IT equipment, among others. Furthermore, the converter is capable of bidirectional power flow to allow, for example, power supply systems to charge and discharge batteries or recover braking energy of motion systems.
The proposed modulation scheme provides an optimized method to regulate the power flow in the converter and allows scaling of the circulating current. The latter enables, for instance, thermal stress reduction. Measurements demonstrate the potential of the QAB converter and the neutral-voltage lifting principle. Furthermore, it has been shown that the algebraic model of the converter is valid, and that the phase currents are properly regulated in the prototype converter.
The analysis methods, modulation strategy, and component dimensioning guidelines can be used for the design and analysis of ac-dc power converters based on the QAB topology. The methods are validated to be accurate, and it is demonstrated that the topology operates as expected. Additionally, the features of this converter make it an attractive alternative to common two-stage topologies.
